ABSTRACT A multi-channel super-junction lateral doubled-diffused MOSFET (SJ-LDMOS) that is developed from thin film transistor technology is proposed. To optimize the breakdown voltage (V BD ) and to reduce the specific on-resistance (R SP ), a new structure called REC-SJ LDMOS, with two symmetrical rectangular p-pillars, was designed and simulated. The REC-SJ LDMOS presents not only a higher V BD than the conventional super-junction (Conv-SJ) LDMOS due to the more uniform electric field distribution in the drift region, but also a better power figure of merit on account of the much lower R SP than Conv-SJ. Accordingly, the new poly-Si REC-SJ LDMOS provides a way to break through the tradeoff between the V BD and the R SP .
I. INTRODUCTION
In recent years, super junction (SJ) structures have been developed to provide a way to break the trade-off relationship between breakdown voltage (V BD ) and on-resistance [1] - [3] . Many structures of super junction lateral doubled-diffused MOSFETs (SJ-LDMOS) have been proposed to improve breakdown voltage (V BD ) by means of charge compensation for the n-and p-pillars, and achieve a low specific on-resistance (R SP ) [4] - [8] . However, in SJ-LDMOS, V BD depends strongly on charge from the p-substrate owing to substrate-assisted depletion, which is caused by the depletion between p-substrate and n-pillars. The depletion also destroyed the charge compensation of n-and p-pillars, and degraded V BD significantly. Many methods are used to eliminate this unfavorable effect: an N-buffer layer is used between the p-substrate and n-pillars [9] - [12] ; the width of the pillars is adjusted [3] , [6] , [7] , SJ-LDMOS on silicon-on-sapphire (SOS) [13] - [15] and SJ-LDMOS on silicon-on-insulator (SOI) [16] , [17] or partial SOI [18] , [19] are proposed.
Even though substrate-assisted depletion is caused by capacitive coupling from the SOI substrate [20] , it can be solved by back-etching [21] , [22] and an unbalanced SJ on SOI [23] . Devices that are implemented on an insulating substrate of an SJ-LDMOS on silicon-on-sapphire (SOS) exhibit almost ideal breakdown voltages [24] . Accordingly, some studies of LDMOS [25] - [27] , which are important in high-voltage thin-film transistor (HVTFT) structures and are fabricated on glass substrates, propose system-onpanel (SOP) applications of poly-Si TFTs, which exploit the nearly ideal breakdown characteristics of insulating substrates. However, the relatively high specific onresistance (R SP ) is an important issue because the active layer is very thin. Some structures with low on-resistance, such as SLOP-LDMOS [28] , SJ-FINFET [29] , [30] and trench-gate [31] have been proposed. A three-dimensional channel region increases electron current into the drift region, providing an opportunity to overcome the Si limit.
In a previous work [27] , a hybrid LDMOS as a multiple channel (MC) structure and an appropriate extended length (L EX ) had a higher V BD than a single channel (SC) structure owing to the uniform electric field distributions between the gate field plate and the Ndrift/N+ junction. The R SP of the hybrid LDMOS with L EX was lower than that of SC, because the drift region was wider and the gate controllability was greater. The trade-off between V BD and R SP was optimized by appropriately setting the L EX of the hybrid LDMOS structure. However, as the L EX increased and the extension of drift region approached the gate field plate, even though R SP improved significantly, V BD was significantly reduced, owing to the strength of the electric field near the gate field plate. To improve the V BD of the hybrid LDMOS with large L EX , p-pillar implantation was carried in the drift region. Accordingly, a new SJ LDMOS, the REC-SJ LDMOS, is simulated and proposed for SOP applications. plate length (L FP ) was 1.0 μm for all devices. In addition, L EX was 7 μm and the total width of the drift region was fixed at 3.0 μm as W N +W P of Conv-SJ and W N +2W PR of REC-SJ respectively. L P was defined as the length of the p-pillar from the Ndrift/N+ junction.
II. STRUCTURE AND DESCRIPTION OF DEVICE
First, a 20nm-thick p-type poly-Si layer (p-base) and an 80nm-thick un-doped poly-Si layer were deposited as the VOLUME 4, NO. 6, NOVEMBER 2016 431 active region on an oxide substrate as shown in Fig. 1(d) . Then, 3×10 13 cm −2 of boron was implanted to form the channel region. The drift region was formed by 1×10 12 cm −2 of phosphorus and 1.3×10 12 cm −2 of phosphorus for Conv-SJ and REC-SJ, respectively. Then, 3×10 12 cm −2 of boron was implanted in the drift region to form a p-pillar. After the doping of active region, the field oxide (FOX) was deposited by tetra-ethyl-ortho-silicate (TEOS) oxide (120 Å)/silicon nitride (500 Å)/TEOS oxide (1000 Å). The gate electrode consisted of 0.1μm-thick TEOS and 0.2μm-thick poly-Si layers. Finally, the self-aligned source and drain regions were formed using 5×10 15 cm −2 of phosphorous.
III. RESULTS AND DISCUSSION
In Fig. 2(a) , the maximum V BD of the Conv-SJ was obtained at W P =1.5 μm and the R SP of the Conv-SJ increased with W P . Fig 2(b) shows the power figure of merit (FOM) of the Conv-SJ, defined as FOM=V BD 2 /R SP . The device with W P =0 μm was the conventional LDMOS in the form of Conv-SJ without p-type pillars. As observed in Fig. 2(b) , the Conv-SJ had a higher V BD than the conventional LDMOS and its FOM was higher than the conventional LDMOS when W P was less than 0.75 μm.
The above results indicate that the R SP of Conv-SJ significantly degraded the FOM. The value of R SP increased as the cross-sectional area of the n-type drift region decreased as W P increased. To improve simultaneously the V BD and R SP of the Conv-SJ, the REC-SJ was designed as shown in Fig. 1(c) . Various values of W PR and L P were simulated to optimize the V BD of the REC-SJ, as shown in Fig. 3 . The maximum V BD of the Conv-SJ was 239.1 V and the V BD of REC-SJ was higher than that of Conv-SJ was shown as the level better than the violet region in Fig. 3 .
To clarify the effect between W P and W N , the ratio W P /W N was defined. The W P of REC-SJ equaled 2W PR . In Figs. 4 (a) and (b) , the ratio W P /W N =0.2 and 0.5, respectively, and the V BD of REC-SJ increased with L P , reaching maxima at L P =3.0 μm that were 11.3 % and 1.7 %, respectively, lower than those of Conv-SJ. When W P /W N was increased to 1.0 and 2.0, the maximum V BD of REC-SJ was obtained when L P =3.0 μm and 2.75 μm, respectively, representing enhancements of 6.5 % and 12.4 % enhancement respectively. W P =1.5 μm, the electric field peak near the edge of the gate field plate was very close to that at the p-pillar/N+ junction, and these peaks dominated the breakdown of Conv-SJ, as revealed by the electric field distributions along cutline AA' and CC' in Fig. 5(a) . Changing the p-pillar design of Conv-SJ to that of REC-SJ increased the importance of the electric field distribution at the center of the active region along cutline BB'. As W P was increased from 0.50 μm to 0.75 μm and L P was increased from 1.5 μm to 2.5 μm, V BD was improved because the electric field peak near the edge of gate plate decreased and that at the p-pillar/N+ junction increased, making the electric field in the drift region more uniform, as shown in Fig. 5(b) . With part of the p-pillar region under the gate field plate, as W P was increased from 0.75 μm to 1.00 μm and L P was increased from 2.5 μm to 3.5 μm, V BD was degraded, causing the electric field peak at the p-pillar/N+ junction to dominate. The values of W P and L P were varied to find an appropriate balance between the electric field peaks of the gate edge and the p-pillar/N+ junction. Accordingly, in Fig. 3 , the V BD increased when W PR increased due to the two symmetrical rectangular p-pillars spread the depletion region between Ndrift region and p-pillars more effective than Conv-SJ. The rising electric field peaks at the p-pillar/N+ junction also made the electric field in the drift region more uniform. When the L P was long enough and a part of p-pillar was under the gate field plate, the electric field would crowd at the p-pillar/N+ junction and decrease the V BD . Fig. 6 plots the R SP values for REC-SJ with various W P and L P . The R SP of Conv-SJ with W P =1.5 μm was 179.6 m .cm 2 . For REC-SJ, as W P increased from W P =0.75 μm to W P =1.0 μm, the cross-sectional area of the Ndrift region decreased, and this change clearly dominated R SP . The resistance of drift region in LDMOS dominates the R SP and it is given by:
where ρ is resistivity, L is drift length and A is cross-sectional area of drift region. Since the total drift width was fixed, for REC-SJ, the increasing W PR implied that the cross-sectional area of the Ndrift region decreased and this change clearly degraded the R SP .
For comparison with the R SP of Conv-SJ, Fig. 7 shows the R SP of REC-SJ with various values of L P and W P /W N . The R SP of REC-SJ was lower than that of Conv-SJ and increased with L P . When L P exceeded 3 μm, part of the p-pillar region of REC-SJ reached under the gate field plate, and R SP changed slightly with L P from 3 μm to 4 μm. As W P /W N increased, the R SP of all devices was degraded. Even though W P /W N increased to 2.0, the R SP was much lower than that of Conv-SJ and presented 13.3 % reduction. Fig. 8 plots R SP versus V BD for Conv-SJ and REC-SJ. As W P increased from 0.25 μm to 2.0 μm, the degradation of R SP of Conv-SJ was greater than that of REC-SJ, for various W P . Fig. 9(a) plots the FOM of REC-SJ with various W P and L P and Fig. 9(b) plots the FOM versus V BD for the Conv-SJ and the REC-SJ, respectively. In Fig. 2(b) , the maximum FOM of Conv-SJ was 440 kW/cm 2 at W P =0.5 μm and W P /W N =0.2 and the FOM was 318.3 kW/cm 2 at VOLUME 4, NO. 6, NOVEMBER 2016 433 W P /W N =1. Even though the maximum V BD was obtained at W P /W N =2, the FOM depended strongly on R SP . For REC-SJ, according to Fig. 7 , the high reduction of R SP caused W P /W N =0.2 and 0.5 to yield a high FOM, though the V BD of REC-SJ is lower than that of Conv-SJ. When W PR was less than 0.75 μm and L P exceeded 2.5 μm, the maximum FOM of the REC-SJ was as shown in Fig. 9(a) . As shown in Fig. 9(b) , the V BD of REC-SJ was degraded as L P increased above 3.0 μm.
IV. CONCLUSION
The conventional SJ-LDMOS is proposed to increase the V BD of conventional LDMOS but large p-pillar clearly degraded its R SP and the FOM. A new REC-SJ LDMOS based on a poly-Si TFT is proposed to improve the V BD by redistributing electric field peaks between the p-pillar/N+ junction and the gate field plate. REC-SJ with a p-type pillar width of W PR =1.0 μm has a higher V BD and much lower R SP to that of Conv-SJ and leads to a better FOM. The design of the p-pillar of SJ-LDMOS can be optimized to eliminate the trade-off between the breakdown voltage and the specific on-resistance.
